University of Central Florida

STARS
Electronic Theses and Dissertations, 2004-2019
2011

High Linearity 5.8 Ghz Power Amplifier With An Internal Linearizer
Yiheng Wang
University of Central Florida

Part of the Electrical and Electronics Commons

Find similar works at: https://stars.library.ucf.edu/etd
University of Central Florida Libraries http://library.ucf.edu
This Masters Thesis (Open Access) is brought to you for free and open access by STARS. It has been accepted for
inclusion in Electronic Theses and Dissertations, 2004-2019 by an authorized administrator of STARS. For more
information, please contact STARS@ucf.edu.

STARS Citation
Wang, Yiheng, "High Linearity 5.8 Ghz Power Amplifier With An Internal Linearizer" (2011). Electronic
Theses and Dissertations, 2004-2019. 1988.
https://stars.library.ucf.edu/etd/1988

High Linearity 5.8 GHz Power Amplifier
with an Internal Linearizer

by

YIHENG WANG
M.S. Beihang University, 2009

A thesis submitted in partial fulfillment of the requirements
for the degree of Master of Science
in the Department of Electrical Engineering and Computer Science
in the College of Engineering and Computer Science
at the University of Central Florida
Orlando, Florida

Spring Term
2011

Major Professor: Jiann.S.Yuan

© 2011 YihengWang

ii

ABSTRACT

A 5.8 GHz RF Power Amplifier (PA) is designed and fabricated in this work, which has
very high linearity through a built-in linearizer. The PA is designed, post-layout simulated by
Agilent Advanced Design System (ADS) software and fabricated by Win-Semiconductors
0.15µm pHEMT process technology. The post-layout simulation results illustrate the power
amplifier can obtained an output power of 23.98 dBm, a power gain of 32.28 dB and a power
added efficiency (PAE) of 29% at saturation region, the 3rd intermodulation distortion (IMD3)
of -37.7 dBc at 0 dBm input power is attained when operation frequency is 5.8 GHz. We finally
obtain that the output power of 17.97 dBm and power gain of 27.97 dB at input power of -10
dBm, PAE of 11.65% at input power of 0 dBm and the IMD3 of -25.66 dBc at -20 dBm input
power by measurement, when operation frequency is 5.2 GHz. So the overall RF performance of
the PA demonstrates high power, high efficiency and high linearity.
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CHAPTER ONE: INTRODUCTION

In modern communication application field, the new wireless communication technology
is developing very fast at recent years, the 2 generation wireless communication technology for
instance Global System for Mobile Communication (GSM) has been almost completely
upgraded to 3 generation wireless communication technology [1] [2] which emphasize the high
data transmission rate for example the Wideband Code Division Multiple Access (WCDMA) and
IMT Multi-Carrier (CDMA2000) wireless communication system. The power amplifier (PA) [3]
are widely used in the wireless communication base station and portable mobile termination
equipment of 3rd generation wireless communication technology, for instance the power
amplifier is indispensable part for wireless transceiver, Figure 1 is a black diagram of
conventional wireless transceiver and the wireless transceiver is the core part of wireless
communication system which is used to transmit and receive wireless signal.
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Figure 1: Block Diagram of Conventional Wireless Transceiver

Compare to 2nd generation wireless communication system, the 3rd generation wireless
technology transmit and receive data at much higher rate, so the high data rate raises higher
request for power efficiency and linearity of the power amplifier. Base on these requirements, the
new kind of InGaAs pHEMT [4] technology is a good choice. High electron mobility transistor
(HEMT) is a field effect transistor incorporating a junction between two materials with different
band gaps as the channel instead of a doped region, as is generally the case for MOSFET [5] [6].
To allow conduction, the complementary metal–oxide–semiconductor (CMOS) is doped with
impurities which donate mobile electrons or holes. However, these electrons are slowed down
through collisions with the impurities (dopants) used to generate them in the first place. HEMTs
avoid this through the use of high mobility electrons generated using the heterojunction of a
2

highly-doped wide-bandgap n-type donor-supply layer and a non-doped narrow-bandgap channel
layer with no dopant impurities. A HEMT where this rule is violated is called a pHEMT or
pseudomorphic HEMT. This is achieved by using an extremely thin layer of one of the materials
– so thin that the crystal lattice simply stretches to fit the other material. This technique allows
the construction of transistors with larger bandgap differences than otherwise possible, giving
them better performance. Base on above reasons, the InGaAs pHEMT technology can provide
higher output power and lower power consumption compare to conventional CMOS technology.
In normally power amplifier design, the amplifier’s circuit includes an active FET device
and matching circuit which consist the passive components like inductors, capacitors and
resistors which exhibits favorable RF characteristics. The RF characteristics such as insertion
loss, high power, high efficiency and high linearity are very important for power amplifier.
Power amplifier’s linearity is also a very important factor for new generation communication
systems besides above power performances of PA [7]-[10]. The circuit’s passive components
such as inductors, capacitors and resistors could affect the PA’s linearity. Indeed, the linearity
and efficiency is a trade-off issue for power amplifier. If the linearity of PA increases, the power
efficiency performance would reduce and vice versa. So, find out a new PA architecture to
improve the linearity and do not affect the efficiency strongly at the same time, is a valuable
topic that is worth to study. Finally, we design a power amplifier circuit associate with a built-in
linearizer circuit to improve the PA’s total linearity, and make it have better power performance
such as output power, power gain and power added efficiency at the same time

3

This literature is divided into six sections, the first section is introduction which has been
indicted above. The second section demonstrates how to design the circuit and pre-layout
simulation results. The third section shows that the layout and post-layout simulation results. The
measurement information and measurement results are explained in fourth section. The fifth
section is the work’s conclusion. We also demonstrate the future research direction in final
section.
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CHAPTER TWO: CIRCUIT DESIGN

This chapter is divided into two sections. The first section explains the power amplifier
circuit design and the second section describes the built-in linearizer circuit design.

Power Amplifier Design

Power amplifier is a dispensable part for modern wireless communication system. It is
used in signal transmitting and receiving part of wireless communication equipment. The power
amplifier is a device for increasing the power of a signal, it is required to amplify the input signal
and do not induct too much insertion loss and noise simultaneously. The PA’s performance is
measured by followed criteria, such as output power, power gain and power added efficiency
(PAE). The unit of output power is dBm, defined as
(1.1)
where Pin(W) is input signal power, unit is Watt. The power gain defined as
(1.2)
where Pout (dBm) is output signal power and Pin (dBm) is input signal power, the unit of these
two parameters is dBm. The power added efficiency (PAE) is defined as

(1.3)
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where Pout(W) is output power, Pin(W) is input power and Pdc(W) is direct current power, their
unit is Watt.
Power amplifier circuits are classified as A, B, AB and C for analog design [11], and D
and E for switch design according to the conduction angle Ɵ. In communication system, the calss
A to D power amplifier are commonly used. Conduction angle Ɵ reflects how many portion of
input signal can be conducted through amplifying device. For class A power amplifier, the
conduction angle is 360°so 100% input signal can be conducted, class A PA has more linearity
but its efficiency is very low. For class B power amplifier, the conduction angle is 180°, it
determines 50% input signal is used, its efficiency better than class A but linearity is worse at the
same time. For class AB power amplifier, the conduction angle is greater than 180°and less than
360°, so it could have the advantages of class A and class B, high linearity and high efficiency.
The class C power amplifier’s conduction angle is less than 180°, its efficiency is very high and
disadvantage is high distortion. Base on above considerations, we choose the class AB PA to
realize the work, because of its high linearity and high efficiency features.
Beside the classification, PA also has many kinds of architectures, for instances one stage
PA, two stages PA and multi-stages PA. The advantage of one stage PA is simple architecture
but its power gain is low. Multi-stages PA although could attain very high power gain, but its
construction is too complex. So we choose the two stages PA architecture finally. This kind of
architecture has the high power gain and easy to design features. The basic two stages PA
architecture is showed as Figure 2.
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Figure 2: Two Stages PA Basic Architecture

In this figure, M1 is driver stage transistor, M2 is power stage transistor. The power stage is the
most important part is two stages PA design, because this stage can determine the PA’s power
performances like output power and PAE.
The PA circuit design phase is divided into two steps, the first step is load and source pull
simulation, the second step is matching network design. Each of them will be detailedly
explained at the following sections.

Load Pull and Source Pull Simulation

Because the power stage will determine the power performance of PA, in order to exploit
the power stage transistor’s potential, we make the load pull and source pull simulation when
design the power stage circuit [12] . Load pull simulation will use the Win-Semiconductors
nonlinear device model to find out this device’s optimal output power and efficiency. In our
7

work, the load pull simulation is realized by Agilent Advanced Design System (ADS). Advanced
Design System is the leading electronic design automation software for RF, microwave, and high
speed digital applications. ADS pioneers the most innovative and commercially successful
technologies, such as X-parameters and 3D EM simulators, used by leading companies in the
wireless communication & networking and aerospace & defense industries. For WiMAX, LTE,
multi-gigabit per second data links, radar, & satellite applications, ADS provides full, standardsbased design and verification with Wireless Libraries and circuit-system-EM co-simulation in an
integrated platform. The ADS has the key features of Complete schematic capture and layout
environment, innovative and industry leading circuit and system simulators, direct, native access
to 3D planar and full 3D EM field solvers, largest number of process design kits (PDKs)
developed and maintained by leading foundry and industry partners, EDA and Design Flow
Integration with companies such as Cadence, Mentor, and Zuken, Optimization Cockpit for realtime feedback and control when using any of 12 powerful optimizers, X-parameter model
generation from circuit schematic and Agilent's NVNA for nonlinear high-frequency design, upto-date Wireless Libraries enable design and verification of the latest emerging wireless
standards. The load pull simulation’s procedure is described below. First of all, choose the
transistor size and DC biasing condition. For this design, we choose two paralleled 4x75µm
transistors as power stage device, although the bigger size transistor can provide higher output
power, this design has fabrication dimension limitation (the limitation is 1mm x 2mm), so we
decide to use this size finally. After making decision of transistor size, we determine the 5V Vds
and -1V Vgs as DC biasing supply, because we need the transistor to work under class AB
condition. Secondly, we put the transistors, power supply, RF choke and DC block into circuit,
8

and run the circuit under ADS load pull design kit. We set the operation frequency at 5.8 GHz,
terminal impedance as 50Ω, characteristic impedance as 50Ω and source impedance as (10+j*0)
Ω before running the simulation. Finally, we can achieve the transistors’ optimal load impedance
which could get best power and efficiency from the load pull simulation result. This result is
showed as Figure 3.

Rho_In_Fund[imag_index,real_index]
Rho_In_Fund
surface_samples

Simulated Load Impedances
and Input Reflection Coefficients

Move Marker m3 to select load impedance
value. Corresponding PAE, delivered
power, input reflection coefficient and
impedance values will be updated.
Impedance at
marker m3

45.326 + j4.105
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PAE, %
m3

22.84

23.30
Input Reflection Coefficient

0.94 / -1.01E2
m3
real_indexs11=
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imag_indexs11=0.045093
impedance = Z0 * (0.907 + j0.082)

Input Impedance

2.63 - j41.22

real_indexs11 (-0.989 to 0.989)
(0.000 to 0.000)

Figure 3: Load Pull Simulation Result
The function of source pull simulation is same as load pull simulation, but it will exploit
the even better potential of the power stage transistor base on the result of load pull simulation.
The procedure of source pull simulation is also similar to load pull simulation. The most of
parameters are same as load pull simulation. For example, operation frequency is 5.8 GHz,
characteristic impedance is 50 Ω. The only exception is that the load impedance should use the
(45.326+j*4.105) Ω which is obtained from load pull simulation result, the load impedance value
is also the optimal load impedance for the power stage transistor. After setting all of parameters,
9

we use the ADS source pull design kit to run the source pull simulation. We attain that the two
paralleled 4x75µm Win-Semiconductors pHEMT transistors’ optimal power performance is
output power of 25.55 dBm and PAE of 33.32% at input signal power of 0 dBm from the source
pull simulation result. Figure 4 shows the result.

Simulated Source Impedances
and Input Reflection Coefficients
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m3
real_indexs11=
0.030
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real_indexs11 (-0.989 to 0.989)
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Input Impedance
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Figure 4: Source Pull Simulation Result

Matching Network Design

We have known the transistors’ optimal load and source impedance from the load and
source pull simulation. The next step is to design the two stage PA’s matching network
according to the impedances which are achieved before. In fact, the power amplifier’s matching
network could be separated three sections [13]. The first section is driver stage matching network,
the second section is power stage matching network and the third section is inter-stage matching
10

network. After completing all of the marching networks, we pack the DC bias network, transistor
and matching networks together, and power amplifier circuit is finished finally. Figure 5 is the
power amplifier circuit’s schematic diagram.
VDD
VDD

L4
L2

Power Stage

Driver Stage
C3
C1

L1

RFin

L3

RFout

R1
C4

C7

C5
M2

M1

L5

C6

R3

R2
C2

VGG
VGG

Figure 5: Power Amplifier Circuit Diagram

The power stage matching network is designed firstly, because the power stage is the
most important part in power amplifier. The power stage’s output matching network is to make
the power stage device’s output impedance to match the 50Ω terminal impedance. The output
impedance is the conjugate value of load impedance which is obtained from load pull simulation.
The theoretical reason is to make the output impedance and load impedance conjugate match. In
Figure 5, the series L5 and C7, parallel C6 compose the output matching network. The input
matching network of power stage is similar to output matching network design. According to the
source impedance attained from source pull simulation, to use its conjugate value as input
impedance. The difference is make input impedance to match driver stage output impedance not
50Ω terminal impedance, this step is also the inter-stage matching network design, the
11

destination of inter-stage matching network is to transfer the signal from driver stage to power
stage with very low loss. The C3, C4, L3 and C5 construct the inter-stage matching network in
Figure 4.
For the driver stage design, only using the basic amplifier design process could satisfy the
requirement of driver stage and do not need to run load pull and source pull simulation for this
stage transistor. The reason is that the function of driver stage is to transfer the input signal to
next stage with low loss and low noise. It is not requested to provide very high power gain. The
driver stage input matching network is composed by C1, C2 and L1.
Beside the matching network components, we can see some other components too from
the circuit schematic diagram Figure 5. L2 and L4 are the RF choke to block the RF signal
between matching network and voltage supply. Although R1, R2 and R3 could degrade the noise
and efficiency performance, they can improve the circuit’s stability significantly, so the reason of
use resistor is to improve stability [14] [15]. The value of these three resistors is compromised
result, to lead the power amplifier very stable and do not reduce efficiency significantly.

Linearizer Design

General speaking, the power amplifier exhibits gain compression at the time of high input
power level, so the conventional power amplifier need to be operated at low power level to
satisfy the linearity request, but the output power is the most important performance for power
amplifier [16]. Therefore, in order to make power amplifier works at best available power level
and satisfy the linearity requirement meanwhile, the linearization technology is developed to
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decrease the amount of power trade-off issue. Number of literatures about linearization
technology have been published, for instance the predistortion linearizer solution, it can improve
the circuit linearity obviously and has advantages of smaller size, lower complexity and lower
cost, but the predistortion linearizer can cause higher insertion loss which would reduce the
power amplifier overall power gain performance finally, the cost is a little higher for power
amplifier. Therefore, the attempt is being done for linearization technology with low complexity,
small size, low cost and low insertion loss such as this work [17]–[19]. The principle of our
linearizer is showed in Figure.6, in order to achieve the satisfaction linearity under high power
level, the gain compression effect should be compensated by the linearizer, so the linearizer
must have gain extension characteristic opposite to conventional power amplifier, the total gain
of the circuit is maintained finally like the Figure.5 shows.

Output

Input

Power
Amplifier

Linearizer

Gain

Gain

Gain

Input Power

Input Power

Input Power

Figure 6: Principle of Gain Compensation

In order to achieve the gain extension characteristic, the linearizer’s real-part resistance
should increase along with power amplifier’s input power signal that means the gain is extended.
The equivalent circuit of linearizer is showed in Figure.7.
13

Coff
Rds

Roff

Figure 7: Equivalent Circuit of Linearizer

Base on above analysis, the resistance of Roff and Rds should increase along with power
amplifier’s RF signal. At the beginning, the linearizer works at linear region which it is biased at
Vlinearizer = -1.8V, and thansistor’s size is 4x75um, so its resistance is maintain as a constant.
When the power amplifier’s input RF signal’s power increases, the linearizer’s operation point
will swing into the I-V dynamic load line’s nonlinear region which result in the increased Rds,
because the Rds is inverse proportion to the derivative of the drain current Ids divided by drain
voltage Vds,

. The variation of Rds is much larger than the variation of Roff and

Coff, so the variation of Roff and Coff can be ignored and assume that the resistance of Roff and
Coff is a constant at any work region. For the size choice of linearizer’s transistor, it is
proportional to gain extension and inverse proportional to insertion loss, so we should to find out
a balance value of linearizer’s transistor, the size of 4x75um is the optimized value which is
achieved through simulation. The final circuit of linearizer is showed in Figure 8. The driver
14

stage and power stage belong to power amplifier circuit which we mentioned before. The drain
of the linearizer transistor is supplied by RF signal, so the Rds will become larger through the
power of RF signal increasing as mentioned before. The result is that the linearizer circuit will
have the gain extention feature, and the linearity of power amplifier become better.

Power Stage
Driver Stage
RF In

RFout

Linearizer
VLIN

Figure 8: Linearizer Circuit Diagram

Final Circuit

Figure 9 is the final circuit diagram which includes a power amplifier and a built-in
linearizer. The M1 is driver stage transistor, M2 is power stage transistor and M3 is linearizer
transistor in Figure 9. C1 and C7 have two functions, one is used to matching network, another
one is DC block to protect RF terminal. L2 and L4 are RF choke which is used to block the RF
signal. The DC bias scheme is VDD of 5V,VGG of -1V and VLIN of -1.8V.

15

Figure 9: Final Circuit of High Linearity Power Amplifier
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Pre-Layout Simulation

In order to verify our circuit design scheme, we need to make simulation before layout in
term of pre-layout simulation. We can know whether the circuit is matched well, whether the
power and linearity performance could meet design requirement through the pre-layout
simulation results. The pre-layout simulation results are showed as Figure 10 to Figure 13
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Figure 10: S Parameter Results of Pre-Layout Simulation
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Figure 11: Stability Result of Pre-Layout Simulation
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Figure 12: Power Performances of Pre-Layout Simulation
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Figure 13: Linearity Result (IP3) of Pre-Layout Simulation
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From the pre-layout simulation result, we get S11 of -25.3 dB, S22 of -21.7 dB and S21 of 29.5
dB, the S parameters demonstrate that the circuit has been well matched; the circuit stability is
very good because of 5.7 stable factor at 5.8 GHz; for power performance, the saturation output
power of 26 dBm, power gain of 29 dB and PAE of 32%, these value demonstrate the power
performance of the power amplifier is nice; the OIP3 is 48 dBm and IIP3 is 15 dBm which
indicate our power amplifier has high linearity. In order to evaluate the effect of linearizer, we
compare the simulation results between with linearizer and without linearizer through 3rd intermodulation (IMD3) value, the result is showed as Figure 14. The result indicates linearity of
power amplifier with linearizer is approved significantly.
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Figure 14: Linearity Comparison With Linearizer to Without Linearizer
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CHAPTER THREE: LAYOUT AND POST-LAYOUT SIMULATION

Layout Design

We choose the Cadence Virtuoso Layout Suite to make the layout design after circuit
design. All of the components such as inductor, capacitor and transistor, wire and via are
obtained from Win-Semiconductors pHEMT 0.15µm layout library. The Cadence Virtuoso
Layout Suite is the high-end custom block authoring physical layout tool. It could deliver an
unparalleled set of features—from Quick Cell parameterized cell definition to design rule-driven
support. More advanced capabilities such as constraint-based connectivity-driven design, floor
planning, and design optimization further help to achieve better yield. Connectivity-driven layout
provides a proven 4-10xproductivity boost over manual layout editing, while design rule-driven
support ensures correct-by-construction layout, which is especially important at advanced design
geometries. Also included are automated custom placement and automated custom routing
capabilities, which not only follow the technology file but also the design constraints entered by
the front-end designer. For users who prefer fully automated layout of blocks, Virtuoso
accelerated layout also supports constraint based layout synthesis. Beside these features,
Virtuoso also provides the high accurate analysis function. For RF design at 0.18 micron and
below, high accuracy parasitic extraction, analog IR-drop analysis, and power grid electro
migration analysis become critical for both circuit design and full chip electrical verification.
Virtuoso high accurate analysis function combines all of these capabilities with design rule
checking (DRC) and layout-versus-schematic checking (LVS). For high-frequency designs like
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this work (5.8 GHz), Virtuoso analysis includes inductance extraction, signal-wire electro
migration analysis, and a fast field solver for capacitance extraction. These capabilities enable
design teams to perform silicon-accurate analysis quickly and avoid extremely expensive
unplanned re-spins.
The Cadence Layout Suite tool is just a layout platform, in order to finish the layout, we
must have the layout library which is provided by IC chip foundry. So beside the Virtuoso, WinSemiconductors Corp provided their 0.15µm pHEMT process technology layout library to us.
The layout library includes the different lays metal material, vias and many pre-defined
components such as components, inductors and transistors, all of these metal and components are
indispensable for layout design procedure.
The basic requirement of layout is to try our best to make the layout circuit as symmetry
as possible. Because generally inductor is the biggest component in layout, inductor position
should be determined firstly in layout procedure. RF signal input and output pads and DC supply
pads are determined after the inductor position. The rough arrangement is built up through the
two steps. The following step is to locate those smaller components such as resistor, capacitor
and transistor and connect them with metal wires and vias. Beside the layout symmetry issue, the
RF signal path design should also be especially cared. Some problems should be avoided such as
the RF signal is accumulated at some certain location, if the signal is accumulated at some
certain location, these area will be burned out much earlier than other parts of the RF chip
because of power accumulation. So we should try our best to make RF signal path as smooth as
possible. The final layout is showed in Figure 15.
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Figure 15: Final Layout of Power Amplifier With Linearizer
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Layout Analysis Result

We make the design rule check (DRC) as this work’s layout analysis. For WinSemiconductors pHEMT process, the design rule check includes air bridge check, basic rule
check, gate direction check and label layer check. Figure 16 to Figure 19 demonstrate every
check rues’ result. These figures indicate that all of design rules have been passed without any
error.

Figure 16: Air Bridge Rule Check Result (Total Error Found: 0)
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Figure 17: Basic Rule Check Result (Total Error Found: 0)

Figure 18: Gate Direction Rule Check Result (Total Error Found: 0)
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Figure 19: Label Layer Rule Check Result (Total Error Found: 0)

Post Layout Simulation

After finishing the layout, in order to get more accurate simulation result, we need to
make post-layout simulation. The post-layout simulation will extract the parasitic effect of all
components and metal layers such as inductor, capacitor, transistor and metal, via from the
circuit layout, and composed these extracted parasitic effect with ideal circuit to achieve the
more accurate physical simulation result. The physical simulation result includes metal’s
impedance, capacitance between different metal layers and electrical and magnetic field effect
and so on.
We use the Agilent Advanced Design System (ADS) Momentum as post-layout
simulation tool. In fact, Momentum is a part of Advanced Design System, it can provide the
simulation tools engineers need to evaluate and design modern communications systems
products. Momentum is an electromagnetic simulator that computes S-parameters for general
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planar circuits, including microstrip, slotline, stripline, coplanar waveguide, and other topologies,
such as Vias and airbridges connect topologies between layers. So we can simulate multilayer
RF/microwave printed circuit boards, hybrids, multichip modules, and integrated circuits.
Momentum gives us a complete tool set to predict the performance of high-frequency circuit
boards, antennas, and ICs. Beside the basic functions, Momentum also has some extended
capability, like Momentum Optimization and Momentum Visualization. Momentum
Optimization extends Momentum capability to a true design automation tool. The Momentum
Optimization process varies geometry parameters automatically to help us achieve the optimal
structure that meets the circuit or device performance goals. By using (parameterized) layout
components we can also perform Momentum optimizations from the schematic page. And
Momentum Visualization is an option that gives users a 3-dimensional perspective of simulation
results, enabling us to view and animate current flow in conductors and slots, and view both 2D
and 3D representations of far-field radiation patterns. On the basis of the above mentions,
Momentum could enable us to simulate when a circuit model range is exceeded or the model
does not exist, identify parasitic coupling between components, go beyond simple analysis and
verification to design automation of circuit performance, visualize current flow and 3dimensional displays of far-field radiation. Momentum has the key advantages of an
electromagnetic simulator using the method of moments, adaptive frequency sampling for fast,
accurate, simulation results, optimization tools that alter geometric dimensions of a design to
achieve performance specifications, comprehensive data display tools for viewing results,
equation and expression capability for performing calculations on simulated data, full integration
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in the ADS circuit simulation environment allowing EM/Circuit co-simulation and cooptimization.
There are four steps in process of post-layout simulation. The first step is to extract the
layout file from Cadence Virtuoso. The second step is to add the metal layer and substrate files to
Momentum, and open the extracted layout file in Momentum. The metal layer and substrate files
are provided by Win-Semiconductors, which include the metal and substrate information in WinSemiconductors pHEMT process technology. These information must be used by Momentum to
locate the layout’s layer and substrate position and extract the parasitic effect information. The
Figure 20 is the layout file which is opened by Momentum.

Figure 20: Layout Opened by Momentum
Third step is to select the critical path and extract the parasitic information from the path. The
criteria of critical path selection is to choose the section from RF signal path, because the RF
signal path is more sensitive to parasitic effect. And for the RF signal path, we should select the
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metal wire which is too wide, too narrow, too long or has too many corners. Because long and
narrow metal wire has more impedance effect, long and wide metal wire has more capacitance
effect, if the metal wire has many turns, it will have the inductance effect and every corner would
accumulate power which affect the RF signal. Base on above criteria, the selected critical path is
showed as Figure 21, where all of critical path are marked as red color.

Figure 21: Layout Simulation Critical Path Selection

In order to extract the parasitic information of every critical path, we need to use Momentum to
add input and output port on every critical path, this is software usage requirement. The fourth
step is to achieve every critical path parasitic information data and put all of the parasitic data
into schematic circuit to run simulation again. The parasitic data file is S parameter simulation
result file. The result of this simulation is post layout simulation result, because it has included
parasitic effect of layout. Figure 22 to Figure 25 are the post-layout simulation results. And the
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RF performance comparison between pre-layout simulation and post-layout simulation are
showed as Table 1 to Table 4.
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Figure 22: S Parameter Result of Post-Layout Simulation

Table 1: Pre-Layout Simulation and Post-Layout Simulation S Parameter
Comparison Table

Pre-Layout

S11

S22

S21

-25.30 dB

-21.67 dB

29.54 dB

-20.41 dB

-16.42 dB

27.10 dB

Simulation Results at
5.8 GHz
Post-Layout
Simulation Results at
5.8 GHz
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Figure 23: Stability Result of Post Layout Simulation

31

Table 2: Pre-Layout Simulation and Post-Layout Simulation Stability
Comparison Table
Stable Factor
Pre-Layout Simulation Result at 5.8 GHz

5.73

Post-Layout Simulation Result at 5.8 GHz

7.96
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Figure 24: Power Performance Results of Post Layout Simulation
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Table 3: Pre-Layout Simulation and Post-Layout Simulation Power Performance
Comparison Table

Pre-Layout

Output Signal Power

Power Gain

PAE

26 dBm

29 dB

32%

23 dBm

28 dB

29%

Simulation Saturation
Result at 5.8 GHz
Post-Layout
Simulation Saturation

Spectrum

Result at 5.8 GHz
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Figure 25: Linearity Result (IP3) of Post Layout Simulation
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Table 4: Pre-Layout Simulation and Post-Layout Simulation Linearity
Comparison Table
IIP3

OIP3

18 dBm

49.5 dBm

Post-Layout Simulation Result 17 dBm

45.6 dBm

Pre-Layout Simulation Result

Because the chip fabrication will meet fabrication variation, we need to evaluate the
fabrication variation effect, to make sure that the PA can normally work under different
condition. Base on above consideration, we run different temperature simulation and different
voltage supply simulation to evaluate the fabrication variation effect, and set four conditions
which is 0°C temperature, 85°C temperature, increasing 10% voltage supply and reducing 10%
voltage supply respectively. The post-layout simulation results under different condition are
showed as Figure 26 to Figure 29. These results indicate the power amplifier is not very sensitive
to fabrication variation and could normally work under different fabrication condition.

34

35.0
31.5
28.0
24.5

Pout
Gain
PAE

21.0
17.5
14.0
10.5
7.0
3.5
0.0
10.000

6.818

3.636

0.455

-2.727

-5.909

-9.091

-12.273

-15.455

-18.636

-21.818

-25.000

Pavs

Figure 26: Power Performance Simulation Result at 0°C

Table 5: 0°C and Normal Condition Power Performance Comparison Table

Simulation Saturation

Output Signal Power

Power Gain

PAE

23 dBm

28 dB

29%

23.5 dBm

30 dB

29.5%

Result Under Normal
Condition
Simulation Saturation
Result at 0°C
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Figure 27: Power Performance Simulation Result at 85°C

Table 6: 85°C and Normal Condition Power Performance Comparison Table

Simulation Saturation

Output Signal Power

Power Gain

FAE

23 dBm

28 dB

29%

22.5 dBm

27 dB

27.7%

Result under Normal
Condition
Simulation Saturation
Result at 85°C
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Figure 28: Power Performance Simulation Result at Voltage Increasing 10%

Table 7: Normal Voltage and 10% Increasing Voltage Power Performance
Comparison Table

Simulation Saturation

Output Signal Power

Power Gain

FAE

23 dBm

28 dB

29%

24.5 dBm

28 dB

28.5%

Result under Normal
Condition
Simulation Saturation
Result at Voltage
Increasing 10%
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Figure 29: Power Performance Simulation Result at Voltage Reducing 10%

Table 8: Normal Voltage and 10% Reducing Voltage Power Performance
Comparison Table

Simulation Saturation

Output Signal Power

Power Gain

FAE

23 dBm

28 dB

29%

22.7 dBm

28.3 dB

29.5%

Result under Normal
Condition
Simulation Saturation
Result at Voltage
Increasing 10%
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CHAPTER FOUR: MEASUREMENT

We make S parameter measurement, power performance measurement and linearity
measurement in the measurement section. This chapter will explain the measurement procedure,
include measurement equipment requirement, measurement environment construction and
measurement results. We will also discuss the measurement results at the end of this chapter. The
chip’s photo is showed as Figure 30.

Figure 30: Photo of Power Amplifier Chip

Measurement Environment Seting Up

Measurement Instrument

The measurement instruments are required in chip measurement include RF probe station,
RF and DC probe, probe positioner, network analyzer, signal generator, spectrum analyzer,
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isolator, attenuator. Probe station, probe and probe postioner are used to connect the fabricated
power amplifier die chip; network analyzer is used to make S parameter measurement; signal
generator and spectrum analyzer are used to make power and linearity measurement; isolator is
used to isolate RF signal and attenuator is used to attenuate signal power, they are protection
component in measurement environment.

Chip Connection

There are two types of scheme for RF chip measurement, one is on board measurement,
another one is on wafer measurement. The on board measurement is used for RF chip without
DC bias network and DC block, because there are not DC bias and DC block, the engineer must
to design a printed circuit board (PCB) independently, and solder the DC bias, DC block and RF
chip on PCB later. If the operation frequency is high, we must consider the transmission line
effect when design the measurement PCB, and could use the ADS line calculation kit to estimate
the length and width of the connection line. Because the pads of RF chip are too tiny, it is
imposable to manually solder the connection wires to chip pad, we can only bond the wire to pad
through wire bonding machine. Because there are many uncertain issues for on board
measurement, such as bonding wire insertion loss, PCB and component insertion loss, bonding
quality, components soldering quality and static electricity protection, compare to on wafer
measurement the on board measurement is not the best choice for RF chip experiment and the on
wafer measurement is preferable one. The on wafer measurement requires RF chip ingrates DC
bias network and DC block , it means the RF chip does not need the external components to start
work when it is measured. This kind of measurement need probe station and RF DC probe to
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connect the RF chip. Compare to on board measurement’s PCB, component, wire bonding and
so on, the probe station connection’s insertion loss and uncertainty are much better. Because we
have integrated the DC bias and DC block at the phase of circuit design, the PA could be
measured by high reliable on wafer measurement at this time.

Measurement Environment

S-Parameter Measurement

The instruments are required by S-parameter measurement consist probe station and
network analyzer. In order to get more accurate result, before making the S-parameter
measurement, the network analyzer should be calibrated and calibration method includes thrureflect-line TRL and open-shot-load-thru SOLT calibration. And we select the SOLT calibration
for this work because we have the agilent SOLT calibration kit. The S parameter measurement
environment is showed as Figure 31. The reason of using attenuator is protect the network
analyzer because of very high small signal gain of power amplifier.
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Figure 31: S Parameter Measurement Environment

Power Performance Measurement

The power performance measurement requires instruments such as signal generator,
isolator, attenuator and spectrum analyzer. Figure 32 indicates the final power performance
measurement environment. The signal generator is used to generate input RF signal which is
transferred to power amplifier. The spectrum analyzer is used to capture the output RF signal
which is amplified by power amplifier. The function of isolator is to block the signal reflected by
power amplifier, because if the chip’s matching network is not good after fabrication, the power
amplifier will reflect high power signal to signal generator and have the risk of damaging the
signal generator. The reason of using attenuator is similar to s parameter measurement, to protect
the spectrum analyzer.
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Figure 32: Power Performance Measurement Environment

Linearity Measurement

In order to measure the power amplifier’s linearity, we require two adjacent input signals
which means of two signal generators and use spectrum analyzer to capture fundamental
frequency output signal and 3rd frequency output signal, and judge the power amplifier’s
linearity through the difference between these two output signals in term of 3rd inter-modulation
(IMD3) value. The reason of using isolator and attenuator is same as power performance
measurement mentioned above. The final linearity measurement scheme is showed as Figure 33.
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Figure 33: Linearity Measurement Environment
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Measurement Results

S-Parameter Measurement Results

S11 Measurement Result

The S11 measurement result is showed as Figure 34.
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Figure 34: S11 Measurement Result

From Figure 34, the best value S11 is achieved at 5.3 GHz, which of -35.01 dB.
Table 9 shows the difference between measurement and post layout simulation, S11 of
-19.23 dB at 5.8 GHz indicates the circuit’s input matching has met the design requirement.
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Table 9: Measurement and Post-Layout Simulation S11 Comparison Table
Measurement at 5.8 GHz

S11

-19.23 dB

Post-Layout Simulation at 5.8

Measurement at

GHz

5.3 GHz

-20.41 dB

-35.01 dB

S22 Measurement Result

S22 measurement result is showed as Figure 35.
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Figure 35: S22 Measurement Result

The best value of S22 is obtained at 5.4 GHz and it is -11.2 dB from Figure 35.
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Table 10 shows the difference between measurement and post layout simulation, S22 of
-8.54 dB at 5.8 GHz indicates the circuit’s output matching is good but much worse than post
layout simulation result because of more parasitic effect.
Table 10: Measurement and Post-Layout Simulation S22 Comparison Table

S22

Measurement at

Post-Layout Simulation at

Measurement at

5.8 GHz

5.8 GHz

5.4 GHz

-8.54 dB

-16.42 dB

-11.2 dB

S21 Measurement Result

S22 measurement result is showed as Figure 36.
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Figure 36: S21 Measurement Result
47

8

The best S21 of 29.85 dB is achieved at 5.0 GHz from Figure 36.
Table 11 shows the difference between measurement and post layout simulation, S21 of
21.13 dB at 5.8 GHz which is a little lower than post layout simulation result.
Table 11: Measurement and Post-Layout Simulation S21 Comparison Table

S21

Measurement at

Post-Layout Simulation at

5.8 GHz

5.8 GHz

21.13 dB

27.30 dB

Measurement at 5.0 GHz

29.85 dB

Power Performance Measurement Result

Base on the S parameter measurement results, we know that the best match frequency is
around 5.2 GHz, so we make power measurement at two different frequencies, one at 5.8 GHz,
another one at 5.2 GHz.

Output Power Measurement Result

Figure 37 is output signal power measurement result at 5.8 GHz and Figure 38 is result at
5.2 GHz. The output signal power at 5.2 GHz is better than at 5.8 GHz from comparing the two
figures.
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Figure 37: Output Signal Power Measurement Result at 5.8 GHz
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Figure 38: Output Signal Power Measurement Result at 5.2 GHz
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The comparison between output signal power’s measurement result and simulation result
is showed as Table 12, which indicates the measurement result at 5.2 GHz is very close to
simulation result.
Table 12: Measurement and Simulation Output signal Power Result Comparison Table
Pout Measurement

Pout Measurement

Pout Simulation

Result at 5.2 GHz

Result at 5.8 GHz

Result at 5.8 GHz

Pin = -40 dBm

-13.71 dBm

-20.04 dBm

-11.83 dBm

Pin = -30 dBm

-3.54 dBm

-10.02 dBm

-1.83 dBm

Pin = -20 dBm

8.02 dBm

0.14 dBm

8.18 dBm

Pin = -10 dBm

17.97 dBm

11.25 dBm

17.48 dBm

Pin = 0 dBm

20.7 dBm

18.56 dBm

21.73 dBm

Power Gain Measurement Result

The power gain measurement results at 5.8 GHz and 5.2 GHz are showed respectively as
Figure 39 and Figure 40.
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Figure 39: Power Gain Measurement Result at 5.8 GHz
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Figure 40: Power Gain Measurement Result at 5.2 GHz
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Table 13 is the comparison table among power gain measurement result and simulation
result. From the result, we get that the power gain at 5.2 GHz is better than at 5.8 GHz and is
more close to simulation result.
Table 13: Power Gain Measurement and Simulation Results Comparison Table
Power Gain

Power Gain

Power Gain

Measurement Result

Measurement Result

Simulation Result at

at 5.2 GHz

at 5.8 GHz

5.8 GHz

Pin = -40 dBm

26.29 dB

19.96 dB

28.17 dB

Pin = -30 dBm

26.46 dB

19.98 dB

28.17 dB

Pin = -20 dBm

28.02 dB

20.14 dB

28.18 dB

Pin = -10 dBm

27.97 dB

21.25 dB

27.48 dB

Pin = 0 dBm

20.7 dB

18.56 dB

21.73 dB

PAE Measurement Result

PAE at 5.8 GHz measurement result is showed as Figure 41 and 5.2 GHz result is showed
as Figure 42. The DC power dissipation is changed slightly for different input signal power at the
stage of measurement.
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Figure 41: PAE Measurement Result at 5.8 GHz
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Figure 42: PAE Measurement Result at 5.2 GHz
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The PAE measurement and simulation result comparison table is showed as Table 14, it
indicates that the PAE at 5.2 GHz is much better than 5.8 GHz, but still has big gap compare to
simulation result. We know the output power and power gain measurement results at 5.2 GHz is
very close to simulation result from above two sections, so the reason of big PAE gap between
measurement and simulation is much more DC power dissipation of real PA chip
Table 14: PAE Measurement Result and Simulation Result Comparison Table
PAE Measurement

PAE Measurement

PAE Simulation

Result at 5.2 GHz

Result at 5.8 GHz

Result at 5.8 GHz

Pin = -40 dBm

0.004%

0.0009%

0.01%

Pin = -30 dBm

0.04%

0.009%

0.10%

Pin = -20 dBm

0.63%

0.10%

1.04%

Pin = -10 dBm

6.26%

1.17%

7.76%

Pin = 0 dBm

11.65%

5.30%

23.20%

Linearity Measurement Result

The linearity measurement results at 5.8 GHz and 5.2 GHz are showed from Figure 43 to
Figure 46. For 5.8 GHz measurement, we choose f1=5.8 GHz and f2=5.801 GHz, Figure 43 and
Figure 44 indicate the frequency of f1 and 2*f1-f2 measurement result. For 5.2 GHz
measurement, we select f1=5.2 GHz and f2=5.201 GHz, Figure 45 and Figure 46 demonstrate
the frequency of f1 and 2*f1-f2 measurement result too.
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Figure 43: Fundamental Output Signal Power and 3rd Output Signal Power Measurement
Result at 5.8 GHz
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Figure 44: IMD3 Measurement Result at 5.8 GHz
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Figure 45: Fundamental Output Signal Power and 3rd Output Signal Power Measurement
Result at 5.2 GHz
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Figure 46: IMD3 Measurement Result at 5.2 GHz
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Table 15 shows the comparison between IMD3 measurement result and simulation result.
From the data, we get that although the match and power performance at 5.2 GHz is much better
than 5.8 GHz, the result is different for linearity measurement. The linearity at 5.8 GHz is better
than 5.2 GHz, but also worse than simulation result.
Table 15: IMD3 Measurement Result and Simulation Result Comparison Table
IMD3 Measurement

IMD3 Measurement

IMD3 Simulation

Result at 5.2 GHz

Result at 5.8 GHz

Result at 5.8 GHz

Pin = -30 dBm

-30.8 dBc

-49.41 dBc

-168.76 dBc

Pin = -20 dBm

-25.66 dBc

-32.84 dBc

-130.04 dBc

Pin = -10 dBm

-13.92 dBc

-28.23 dBc

-92.972 dBc

Pin = 0 dBm

-12.39 dBc

-12.5 dBc

-37.7 dBc

Result Discussion

All of above results illustrate some inconsistency between the simulated and measured
performance, such as the S parameter measurement result at 5.2 GHz is better than 5.8 GHz, the
power performance at 5.2 GHz is much better than 5.8 GHz and more close to simulation results.
These results may be caused by the reasons explained as follows. First reason is that the ADS
device model has some deviation from the real fabricated device, especially for high order
simulation result. Second reason should be the fabrication variation for instance the elimination
of thinning polish, via hole process and so on, these fabrication variation could cause the weak
power dissipation performance of the chip. Third reason is that we did not consider all of the
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possible conditions when use Momentum to make post layout simulation, the chip must have
more parasitic effect than our anticipation, and when we make the measurement, the RF probe
must introduce more parasitic effect and the resistance of RF probe could affect the circuit match
result, similarly the linearizer circuit also would associate with resistors and cause mis-match in
the PA circuit.
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CHAPTER FIVE: CONCLUSION

This article describes a two stage power amplifier using a built-in linearizer which base
on predistortion theory, the power amplifier consists a driver stage with class AB and a power
stage with class AB. The power amplifier circuit is realized with 0.15 µm pHEMT technology,
and fabricated by Win-Semiconductors Corp. The fabricated chip shows appropriate RF
performance at 5.2 GHz, although our design is made base on 5.8 GHz, the reason is explained
by above chapters. The circuit is designed and simulated through ADS, layout is done by
Cadence Virtuoso. The measurement results demonstrate good small signal performance at 5.2
GHz for example S11 of -23.23 dB, S22 of -9.78 dB and S21 of 28.67 dB; and good power
performance at 5.2 GHz such as output power of 20.7 dBm, power gain of 20.7 dB and PAE of
11.65% when the input signal power is 0 dBm. The linearity performance is evaluated though
IMD3 value and the measurement result shows the IMD3 of -12.39 dBc at 5.2 GHz and input
power is 0 dBm. In summary, the overall power characterization exhibits high gain and linearity,
with favorable RF characteristics and is very suitable for 5.2 GHz microwave integrated circuit
power transmission application.
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CHAPTER SIX: FUTURE WORK

Although we know that the InGaAs pHEMT technology has many advantages compare to
conventional CMOS technology from this work, it still has to face the reliability issues, like hot
electron effect and self heating effect. So the reliable issue is another valuable research direction.
Some of research about hot electron effect and self heating effect are done in recent years, but
they are mainly focused on device self. Beside the device own reliability issues, these reliability
issues how to affect the power amplifier circuit’s power and linearity performance and how to
compensate these effects through circuit design are very attractive research topics.
Base on above considerations, we plan to research at two directions in the future. One is
the pHEMT circuit reliability study which base on the power amplifier chip of this work, such as
hot electron effect and self heating effect research. The hot electron effect is a phenomenon that
often occurs in semiconductor devices. The hot electrons are such electrons which get excited to
energy levels higher than those associated with the semiconductor’s conduction band. These hot
electrons can tunnel out of the semiconductor material—instead of recombining with a hole. For
the pHEMT semiconductor device, when it works under high RF drive and high DC voltage
supply, a high impact ionization gate current would be generated because the transistor is
supplied high electric field. Under this situation, some electrons will receive sufficient energy to
escape from the device’s channel and be trapped in the passivation layer, and some electrons will
gain big enough energy to pass through the passivation layer and generate gate current at the
same time. These electrons could make the reduction of channel current, and degrade the
circuit’s output power further. The output power degradation would adversely affect the power
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performance of PA. Because of these reasons, to study the power degradation of PA under hot
electron effect for modern communication system becomes very important, because
communication companies must to warrant that the system still provide enough power for proper
operation by the end of life. In fact, the self heating effect is generated from hot electron. The
electrons become hot when their temperature is higher than the temperature of the crystal which
they will drift through. And such hot electron is the physical origin of self heating effect. The
self heating effect contains of heat generation in the transistor channel which is caused by the
energy transfer from the hot electrons to the lattice. This effect could reduce the channel electron
velocity in term of an increase of phonon scattering processes. The reduction of electron velocity
will generate the degradation of carrier mobility and the reduction of transistor drain current
further. So the pHEMT device may demonstrate a negative slope of drain current with respect to
drain-source voltage when the self heating effect becomes more and more significant. The
negative slope will be enhanced with self heating effect increasing. The heating process cause a
degradation of drain current and transconductance due to reduction of carrier mobility and
velocity. So base on the conditions, when the heat is accumulated for long time, it will affect the
power performance of power amplifier circuit significantly and cause the circuit to out of service
eventually. Other one is trying to design a compensation circuit to compensate the hot electron
effect, self heating effect and fabrication variation on power amplifier circuit. Because the hot
electron, self heating and fabrication variation will degrade the RF performance of power
amplifier, we need to find some way to improve the circuit and could compensate the
performance degradation further.
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